Formal Verification Of Circuits